Published since January 1985 and Published before October 2001
Terms used **debug hardware resources configur reconfigur programmable reprogrammable**
Found **148** of **91**

Sort results by: relevance
Display results: expanded form
Save results to a Binder
Search Tips
Open results in a new window
Try an Advanced Search
Try this search in The ACM Guide

Results 1 - 20 of 148 Result page: **1** 2 3 4 5 6 7 8 next

Relevance scale

1 The silicon palimpsest: a programming model for electrically reconfigurable processors
Charles Johnsen, David L. Fox
March 1991 **Proceedings of the second and third annual workshops on Forth**
Full text available: pdf(1.26 MB) Additional Information: full citation, references, index terms

2 Programming at the processor-memory-switch level
M. R. Barbacci, C. B. Weinstock, J. M. Wing
April 1988 **Proceedings of the 10th international conference on Software engineering**
Full text available: pdf(1.15 MB) Additional Information: full citation, abstract, references, citings, index terms

Users of networks of heterogeneous processors are concerned with allocating specialized resources to tasks of medium to large size. They need to create processes, which are instances of tasks, allocate these processes to processors, and specify the communication patterns between processes. These activities constitute Processor-Memory-Switch (PMS) Level Programming, in contrast with traditional programming activities, which take place at the Instruction Set Processor ...

3 Hardware compilation for FPGA-based configurable computing machines
Xiaohan Zhu, Bill Lin
June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**
Full text available: pdf(129.13 KB) Additional Information: full citation, references, citings, index terms

4 Hardware fault containment in scalable shared-memory multiprocessors
Dan Teodosiu, Joel Baxter, Kinshuk Govil, John Chapin, Mendel Rosenblum, Mark Horowitz
May 1997 **ACM SIGARCH Computer Architecture News , Proceedings of the 24th annual**

international symposium on Computer architecture, Volume 25 Issue 2

Full text available: pdf(2.05 MB) Additional Information: full citation, abstract, references, citings, index terms

Current shared-memory multiprocessors are inherently vulnerable to faults: any significant hardware or system software fault causes the entire system to fail. Unless provisions are made to limit the impact of faults, users will perceive a decrease in reliability when they entrust their applications to larger machines. This paper shows that fault containment techniques can be effectively applied to scalable shared-memory multiprocessors to reduce the reliability problems created by increased mach ...

5 System-level power optimization: techniques and tools

Luca Benini, Giovanni de Micheli

April 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 5 Issue 2

Full text available: pdf(385.22 KB) Additional Information: full citation, abstract, references, citings, index terms

This tutorial surveys design methods for energy-efficient system-level design. We consider electronic sytems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and storage units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survery ...

6 Re-configurable computing in wireless

Bill Salefski, Levent Caglar

June 2001 **Proceedings of the 38th conference on Design automation**

Full text available: pdf(240.76 KB) Additional Information: full citation, abstract, references, citings, index terms

Wireless communications requires a new approach to implement the algorithms for new standards The computational demands of these standards are outstripping the ability of traditional signal processors, and standards are changing too quickly for traditional hardware implementation. In this paper we outline how reconfigurable processing can meet the needs for wireless base station design while providing the programmability to allow not just field upgrades as standards evolve, but also to a ...

7 Fast compilation for pipelined reconfigurable fabrics

Mihai Budiu, Seth Copen Goldstein

February 1999 **Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays**

Full text available: pdf(2.03 MB) Additional Information: full citation, references, citings, index terms

8 A benchmark suite for evaluating configurable computing systems—status, reflections, and future directions

S. Kumar, L. Pires, S. Ponnuswamy, C. Nanavati, J. Golusky, M. Vojta, S. Wadi, D. Pandalai, H. Spaanenberg

February 2000 **Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays**

Full text available: pdf(903.38 KB) Additional Information: full citation, abstract, references, citings, index terms

This paper presents a benchmark suite for evaluating a configurable computing system's infrastructure, both tools and architecture. A novel aspect of this work is the use of stressmarks, benchmarks that focus on a specific characteristic or property of interest. This is in contrast to traditional approaches that utilize functional benchmarks, benchmarks that emphasize measuring end-to-end execution time. This suite can be used to assess a broad range of con ...

Keywords: adaptive computing ssytems, benchmarks, configurable computing systems, methodology, specifications, stressmarks

9 Reconfigurable machine and its application to logic diagnosis

Naoaki Suganuma, Yukihiro Murata, Satoru Nakata, Shinichi Nagata, Masahiro Tomita, Kotaro Hirano

November 1992 **Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design**

Full text available: pdf(543.34 KB) Additional Information: full citation, references, index terms

10 Flexible processors: a promising application-specific processor design approach

A. Wolfe, P. Shen

January 1988 **Proceedings of the 21st annual workshop on Microprogramming and microarchitecture**

Full text available: pdf(1.04 MB) Additional Information: full citation, abstract, references, citings, index terms

A new approach to application specific processor design is presented in this paper. Existing application specific processors are either based on existing general purpose processors or custom designed special purpose processors. The availability of a new technology, the Xilinx Logic Cell Array, presents the opportunity for a new alternative. The Flexible Processor Cell is a prototype of an extremely reconfigurable application specific processor. Flexible processors can potentially pr ...

11 High-performance operating system primitives for robotics and real-time control systems

Karsten Schwan, Tom Bihari, Bruce W. Weide, Gregor Taulbee

August 1987 **ACM Transactions on Computer Systems (TOCS)**, Volume 5 Issue 3

Full text available: pdf(3.49 MB) Additional Information: full citation, abstract, references, citings, index terms

To increase speed and reliability of operation, multiple computers are replacing uniprocessors and wired-logic controllers in modern robots and industrial control systems. However, performance increases are not attained by such hardware alone. The operating software controlling the robots or control systems must exploit the possible parallelism of various control tasks in order to perform the necessary computations within given real-time and reliability constraints. Such so ...

12 Programming languages for distributed computing systems
Henri E. Bal, Jennifer G. Steiner, Andrew S. Tanenbaum
September 1989 **ACM Computing Surveys (CSUR)**, Volume 21 Issue 3
Full text available: pdf(6.50 MB) Additional Information: full citation, abstract, references, citings, index terms, review

When distributed systems first appeared, they were programmed in traditional sequential languages, usually with the addition of a few library procedures for sending and receiving messages. As distributed applications became more commonplace and more sophisticated, this ad hoc approach became less satisfactory. Researchers all over the world began designing new programming languages specifically for implementing distributed applications. These languages and their history, their underlying pr ...

13 The V distributed system
David Cheriton
March 1988 **Communications of the ACM**, Volume 31 Issue 3
Full text available: pdf(2.55 MB) Additional Information: full citation, abstract, references, citings, index terms, review

The V distributed System was developed at Stanford University as part of a research project to explore issues in distributed systems. Aspects of the design suggest important directions for the design of future operating systems and communication systems.

14 Retargetable compiled simulation of embedded processors using a machine description language
Stefan Pees, Andreas Hoffmann, Heinrich Meyr
October 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 5 Issue 4
Full text available: pdf(4.06 MB) Additional Information: full citation, abstract, references, index terms

Fast processor simulators are needed for the software development of embedded processors, for HW/SW cosimulation systems, and for profiling and design of application-specific processors. Such fast simulators can be generated based on the machine description language LISA. Using this language to model processor architectures enables the generation of compiled simulators on various abstraction levels, assemblers, and compiler back ends. The article discusses the requirements of software devel ...

Keywords: DSP processors, HW/SW cosimulation, compiled simulation, instruction set simulators, machine description languages, processor modeling and simulation, system-on-chip

15 Amorphous computer system architecture: a preliminary look
Noel W. Anderson
March 1990 **ACM SIGARCH Computer Architecture News**, Volume 18 Issue 1
Full text available: pdf(486.96 KB) Additional Information: full citation, index terms

16
Session 2A: embedded tutorial: Challenges and opportunities in broadband and wireless communication designs

Jan M. Rabaey, Miodrag Potkonjak, Farinaz Koushanfar, Suet Fei Li, Tim Tuan
November 2000 **Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design**
Full text available: pdf(295.17 KB) Additional Information: full citation, abstract, references, citings

Communication designs form the fastest growing segment of the semiconductor market. Both network processors and wireless chipsets have been attracting a great deal of research attention, financial resources and design efforts. However, further progress is limited by lack of adequate system methodologies and tools. Our goal in this tutorial is to provide impetus for development of communication design techniques and tools.The first part addresses network processors (NP) that we study from three v ...

17 Design challenges of virtual networks: fast, general-purpose communication
Alan M. Mainwaring, David E. Culler
May 1999 **ACM SIGPLAN Notices , Proceedings of the seventh ACM SIGPLAN symposium on Principles and practice of parallel programming,** Volume 34 Issue 8
Full text available: pdf(1.57 MB) Additional Information: full citation, abstract, references, citings, index terms

Virtual networks provide applications with the illusion of having their own dedicated, high-performance networks, although network interfaces posses limited, shared resources. We present the design of a large-scale virtual network system and examine the integration of communication programming interface, system resource management, and network interface operation. Our implementation on a cluster of 100 workstations quantifies the impact of virtualization on small message latencies and throughput ...

Keywords: application programming interfaces, direct network access, high-performance clusters, protocol architecture and implementation, system resource management, virtual networks

18 Monitoring, security, and dynamic configuration with the dynamicTAO reflective ORB
Fabio Kon, Manuel Román, Ping Liu, Jina Mao, Tomonori Yamane, Claudio Magalhã, Roy H. Campbell
April 2000 **IFIP/ACM International Conference on Distributed systems platforms**
Full text available: pdf(482.36 KB) Additional Information: full citation, abstract, references, citings

Conventional middleware systems fail to address important issues related to dynamism. Modern computer systems have to deal not only with heterogeneity in the underlying hardware and software platforms but also with highly dynamic environments. Mobile and distributed applications are greatly affected by dynamic changes of the environment characteristic such as security constraints and resource availability. Existing middleware is not prepared to react to these changes. In many cases, applicati ...

19 SCONE: using concurrent objects for low-level operating system programming
Jun-ichiro Itoh, Yasuhiko Yokote, Mario Tokoro
October 1995 **ACM SIGPLAN Notices , Proceedings of the tenth annual conference on Object-oriented programming systems, languages, and applications,** Volume 30 Issue 10
Full text available: pdf(1.66 MB) Additional Information: full citation, abstract, references, citings, index terms

This paper proposes a methodology for making low-level system code of operating systems be replaceable at runtime. Our approach is to use concurrent objects as a basic programming unit for low-level system programs. To realize the different need for each type of system code and to execute these concurrent objects sufficiently efficient, we use a combination of dedicated system service layers and other implementation techniques. System service layers provide the most suitable primitive operations ...

20 DVM: an object-oriented framework for building large distributed Ada systems
Christopher J. Thompson, Vincent Celier
November 1995 **Proceedings of the conference on TRI-Ada '95: Ada's role in global markets: solutions for a changing complex world**
Full text available: pdf(1.50 MB) Additional Information: full citation, references

Results 1 - 20 of 148 Result page: **1** 2 3 4 5 6 7 8 next

Search Results

Results for "**(((configur* reconfigur* programmable reprogrammable 'hardware resources' test* debug*)<in>...**"
Your search matched **0** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

(((configur* reconfigur* programmable reprogrammable 'hardware resour

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages assistance revising your search.

Results for "(((configurable<in>metadata) <or> (test* debug*<in>metadata)) <and> (h..."
Your search matched **251** of **1247812** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

1. **Using configurable computing to accelerate Boolean sati**
Peixin Zhong; Martonosi, M.; Ashar, P.; Malik, S.;
Computer-Aided Design of Integrated Circuits and Systems Transactions on
Volume 18, Issue 6, June 1999 Page(s):861 - 868
Digital Object Identifier 10.1109/43.766733
AbstractPlus | References | Full Text: PDF(124 KB) IEEE

2. **Configurable chips meld software and hardware**
Sipper, M.; Sanchez, E.;
Computer
Volume 33, Issue 1, Jan. 2000 Page(s):120 - 121
Digital Object Identifier 10.1109/2.963133
AbstractPlus | Full Text: PDF(255 KB) IEEE JNL

3. **An FPGA-based re-configurable functional tester for me**
Huang, J.R.; Ong, C.K.; Cheng, K.T.; Wu, C.W.;
Test Symposium, 2000. (ATS 2000). Proceedings of the Nir
4-6 Dec. 2000 Page(s):51 - 57
Digital Object Identifier 10.1109/ATS.2000.893602
AbstractPlus | Full Text: PDF(732 KB) IEEE CNF

4. **An edge-endpoint-based configurable hardware architec VLSI CAD layout design rule checking**
Zhen Luo; Martonosi, M.; Ashar, P.;
Field-Programmable Custom Computing Machines, 1999. F
Proceedings. Seventh Annual IEEE Symposium on
21-23 April 1999 Page(s):158 - 167
Digital Object Identifier 10.1109/FPGA.1999.803677
AbstractPlus | Full Text: PDF(104 KB) IEEE CNF

5. **Accelerating Boolean satisfiability with configurable har**
Peixin Zhong; Martonosi, M.; Ashar, P.; Malik, S.;

FPGAs for Custom Computing Machines, 1998. Proceeding
Symposium on
15-17 April 1998 Page(s):186 - 195
Digital Object Identifier 10.1109/FPGA.1998.707896
AbstractPlus | Full Text: PDF(232 KB) IEEE CNF

☐ **6. Implementation of configurable hardware using wafer s
integration**
Kean, T.; Gray, J.; Pruniaux, B.;
Wafer Scale Integration, 1990. Proceedings., [2nd] Internati
Conference on
23-25 Jan. 1990 Page(s):68 - 73
Digital Object Identifier 10.1109/ICWSI.1990.63885
AbstractPlus | Full Text: PDF(228 KB) IEEE CNF

☐ **7. Approaching evolvable hardware to reality: The role of
reconfiguration and virtual meso-structures**
Moreno, J.M.; Cabestany, J.; Madrenas, J.; Canto, E.; Faura
J.M.;
Microelectronics for Neural, Fuzzy and Bio-Inspired Systen
MicroNeuro '99. Proceedings of the Seventh International C
7-9 April 1999 Page(s):163 - 170
Digital Object Identifier 10.1109/MN.1999.758860
AbstractPlus | Full Text: PDF(236 KB) IEEE CNF

☐ **8. A parallel hardware evolvable computer POLYP**
Tangen, U.; Schulte, L.; McCaskill, J.S.;
FPGAs for Custom Computing Machines, 1997. Proceeding
Annual IEEE Symposium on
16-18 April 1997 Page(s):238 - 239
Digital Object Identifier 10.1109/FPGA.1997.624625
AbstractPlus | Full Text: PDF(160 KB) IEEE CNF

☐ **9. Teramac-configurable custom computing**
Amerson, R.; Carter, R.J.; Culbertson, W.B.; Kuekes, P.; Sn
FPGAs for Custom Computing Machines, 1995. Proceeding
Symposium on
19-21 April 1995 Page(s):32 - 38
Digital Object Identifier 10.1109/FPGA.1995.477406
AbstractPlus | Full Text: PDF(624 KB) IEEE CNF

☐ **10. The flexibility of configurable computing**
Villasenor, J.; Hutchings, B.;
Signal Processing Magazine, IEEE
Volume 15, Issue 5, Sept. 1998 Page(s):67 - 84
Digital Object Identifier 10.1109/79.708541
AbstractPlus | Full Text: PDF(5100 KB) IEEE JNL

☐ **11. Accelerating pipelined integer and floating-point accum
configurable hardware with delayed addition technique**
Luo, Z.; Martonosi, M.;
Computers, IEEE Transactions on
Volume 49, Issue 3, March 2000 Page(s):208 - 218
Digital Object Identifier 10.1109/12.841125
AbstractPlus | References | Full Text: PDF(2492 KB) IEI

☐ **12. FPGA-based SAT solver architecture with near-zero sy
layout overhead**
Zhong, P.; Martonosi, M.; Ashar, P.;

Computers and Digital Techniques, IEE Proceedings-
Volume 147, Issue 3, May 2000 Page(s):135 - 141
Digital Object Identifier 10.1049/ip-cdt:20000482
AbstractPlus | Full Text: PDF(644 KB) IEE JNL

☐ **13. Accelerating Boolean satisfiability through application s processing**
Ying Zhao; Malik, S.; Moskewicz, M.; Madigan, C.;
System Synthesis, 2001. Proceedings. The 14th Internation Symposium on
2001 Page(s):244 - 249
AbstractPlus | Full Text: PDF(584 KB) IEEE CNF

☐ **14. Improving the performance and efficiency of an adaptiv amplification operation using configurable hardware**
Wirthlin, M.J.; Morrison, S.; Graham, P.; Bray, B.;
Field-Programmable Custom Computing Machines, 2000 I Symposium on
17-19 April 2000 Page(s):267 - 275
Digital Object Identifier 10.1109/FPGA.2000.903414
AbstractPlus | Full Text: PDF(748 KB) IEEE CNF

☐ **15. Highly configurable control boards: a tool and a design**
De La Torre, E.; Riesgo, T.; Uceda, J.; Macip, E.; Rizzi, M
Rapid System Prototyping, 2000. RSP 2000. Proceedings. I International Workshop on
21-23 June 2000 Page(s):174 - 179
Digital Object Identifier 10.1109/IWRSP.2000.855218
AbstractPlus | Full Text: PDF(224 KB) IEEE CNF

☐ **16. Hardware compilation for FPGA-based configurable co machines**
Xiaohan Zhu; Lin, B.;
Design Automation Conference, 1999. Proceedings. 36th
21-25 June 1999 Page(s):697 - 702
Digital Object Identifier 10.1109/DAC.1999.782039
AbstractPlus | Full Text: PDF(492 KB) IEEE CNF

☐ **17. Performance evaluation of configurable hardware featu AMD-K5**
Clark, M.; John, L.K.;
Computer Design, 1999. (ICCD '99) International Conferer
10-13 Oct. 1999 Page(s):102 - 107
Digital Object Identifier 10.1109/ICCD.1999.808413
AbstractPlus | Full Text: PDF(56 KB) IEEE CNF

☐ **18. Run-time configurable hardware model in a dataflow si [mobile terminal system]**
Kuulusa, M.; Takala, J.; Saarinen, J.;
Circuits and Systems, 1998. IEEE APCCAS 1998. The 199 Pacific Conference on
24-27 Nov. 1998 Page(s):763 - 766
Digital Object Identifier 10.1109/APCCAS.1998.743933
AbstractPlus | Full Text: PDF(392 KB) IEEE CNF

☐ **19. Parallelization in co-compilation for configurable accele host/accelerator partitioning compilation method**
Becker, J.; Hartenstein, R.; Herz, M.; Nageldinger, U.;
Design Automation Conference 1998. Proceedings of the A

Asia and South Pacific
10-13 Feb. 1998 Page(s):23 - 33
Digital Object Identifier 10.1109/ASPDAC.1998.669393
AbstractPlus | Full Text: PDF(1256 KB) IEEE CNF

☐ **20. Configurable computing: the catalyst for high-perform architectures**
Ebeling, C.; Cronquist, D.C.; Franklin, P.;
Application-Specific Systems, Architectures and Processor Proceedings., IEEE International Conference on
14-16 July 1997 Page(s):364 - 372
Digital Object Identifier 10.1109/ASAP.1997.606841
AbstractPlus | Full Text: PDF(548 KB) IEEE CNF

☐ **21. Configurable sparse distributed memory hardware imp**
Lindell, M.; Sarrinen, J.; Tomberg, J.; Kanerva, P.; Kaski, I
Circuits and Systems, 1991., IEEE International Sympoisur
11-14 June 1991 Page(s):3078 - 3081 vol.5
Digital Object Identifier 10.1109/ISCAS.1991.176198
AbstractPlus | Full Text: PDF(288 KB) IEEE CNF

☐ **22. Dynamically reconfigurable logic for mixed hardware/s systems**
Taylor, R.W.; French, P.C.; Goodeve, D.M.;
User-Configurable Logic - Technology and Applications, I Colloquium on
1 Mar 1991 Page(s):7/1 - 7/6
AbstractPlus | Full Text: PDF(208 KB) IEE CNF

☐ **23. A Configurable Hardware/Software Approach to SAT S**
de Sousa, J.T.; da Silva, J.M.; Abramovici, M.;
Field-Programmable Custom Computing Machines, 2001. I The 9th Annual IEEE Symposium on
2001 Page(s):239 - 248
AbstractPlus | Full Text: PDF(632 KB) IEEE CNF

☐ **24. Configurable computing: concepts and issues**
Mangione-Smith, W.;
System Sciences, 1997, Proceedings of the Thirtieth Hawai International Conference on
Volume 1, 7-10 Jan. 1997 Page(s):710 - 712 vol.1
Digital Object Identifier 10.1109/HICSS.1997.667454
AbstractPlus | Full Text: PDF(288 KB) IEEE CNF

☐ **25. Optimising designs for hardware compilation to FPGAs**
O'Reilly, F.J.; Marnane, W.P.; Murphy, P.J.;
Signal Processing Systems, 1997. SIPS 97 - Design and Implementation., 1997 IEEE Workshop on
3-5 Nov. 1997 Page(s):522 - 531
Digital Object Identifier 10.1109/SIPS.1997.626342
AbstractPlus | Full Text: PDF(568 KB) IEEE CNF

View: **1-25** | 26-50 | 5

Help Contact U
Securi

Web Results **1 - 10** of about **519** for **debug performance hardware resources configurable reconfigu**

Scholarly articles for **debug performance hardware resources configurable reconfigurable programmable reprogrammable**

Configurable Computing: The Road Ahead - by Mangione-Smith - 23 citations
Designs for configurable computing - by HowTo - 0 citations
5 as Reconfigurable Processing Elements - by Indeed - 0 citations

OPENCORES.ORG
The **configurable** computing devices such as FPGAs (Field **Programmable** Gate ...
Moreover, the new Internet **Hardware** computing **Resource** Protocol can help the ...
www.opencores.org/articles.cgi/view/13 - 37k - Oct 17, 2005 - Cached - Similar pages

[PDF] Proceedings Template - WORD
File Format: PDF/Adobe Acrobat - View as HTML
Reconfigurable electronic systems use **reprogrammable hardware**. components (commonly called field-**programmable** gate arrays or ...
www.cs.utk.edu/~langston/ projects/papers/gomac03-don.pdf - Similar pages

List of FPGA-based Computing Machines
I suggest Optimagic's **Programmable** Logic Jump Station as a good **resource**. ...
a high **performance** platform for implementing **reconfigurable hardware** designs. ...
www.io.com/~guccione/HW_list.html - 132k - Cached - Similar pages

[PDF] An Integrated **Debugging** Environment for Reprogrammble **Hardware** Systems
File Format: PDF/Adobe Acrobat - View as HTML
Reprogrammable hardware systems are traditionally very. difficult to **debug** due to their high level of parallelism. In. our solution to this problem, ...
bwrc.eecs.berkeley.edu/Publications/2005/
PRESENTATIONS/k.camera/k.camera.isaad.final_submission.pdf - Similar pages

Seeking Solutions in **Configurable** Computing
Configurable computing systems combine **programmable hardware** with ... Tools for **configurable** computing systems must manage **resources** through time as well as ...
doi.ieeecomputersociety.org/10.1109/2.642810 - Similar pages

Cypress MicroSystems Powerful New PSoC Enhances Integrated Systems ...
... less than 10 percent of PSoC **hardware resources** and less ... C or assembly language; and **debug** the design ... Mile to First Mile™ with high-**performance** solutions for ...
www.us.design-reuse.com/news/news8775.html?PHPSESSID=5be93e0c8462c65bccd46b7f78600e63 - 47k - Supplemental Result - Cached - Similar pages

Essential papers - **Reconfigurable** Computing with KressArray
Since xputers offer a flexible **reprogrammable hardware** platform its ... source code to optimize the utilization of its **reconfigurable** datapath **resources**. ...
xputers.informatik.uni-kl.de/xputer/papers.html - 75k - Cached - Similar pages

[PDF] Seeking Solutions in **Configurable** Computing
File Format: PDF/Adobe Acrobat - View as HTML
ratio of **programmable hardware** to memory size. **Configurable** computing offers the potential of ... have a dominant effect on **performance**. **Configurable** ...
www.ecs.umass.edu/ece/tessier/ courses/697ff/configcomputingcomputer.pdf - Similar pages

Programmable Papers Main Page
... due to the additional logic **resources** required for the **programmable hardware**. ... The reliability and radiation **performance** of **programmable** array logic ...
klabs.org/papers.htm - 59k - Cached - Similar pages

Citations: The **Programmable** Gate Array Data Book - Xilinx ...
... be used to test and **debug** a circuit ... alike [28] To increase FPGA **performance**, partitioning and ... microprocessor can load an arbitrary **hardware** configuration into ...
citeseer.ist.psu.edu/context/51371/0 - 67k - Supplemental Result - Cached - Similar pages

Goooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

debug performance hardware resou Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google